Process Engineers Passing the Buck to Designers over Low-k

by Ron Wilson EE Times, 20 Jun 2005 Papers and panels at the recent International Interconnect Technology Conference here showed growing fissures in the once-solid compact between the back-end-of-line process engineers who create the interconnect stacks in ICs and the chip designers who use them. Read the article